



GX04828 Ultra Low-Noise Clock Jitter Cleaner

FEATURES

- JEDEC JESD204B Support
- Ultra-Low RMS Jitter
 - 104fs RMS Jitter (10kHz to 20MHz)
 - 161dBc/Hz Noise Floor at 245.76 MHz
- Up to 14 Differential Device Clocks from PLL2
 - Up to 7 SYSREF Clocks
 - Maximum Clock Output Frequency 3.1 GHz
 - LVPECL, LVDS, HSDS, LCPECL
 - Programmable Outputs from PLL2
- Up to 1 Buffered VCXO/Crystal Output from PLL1
 - LVPECL, LVDS, 2xLVCMOS Programmable
- PLL1
 - Up to 3 Redundant Input Clocks
 - Automatic and Manual Switch-Over Modes
 - Hitless Switching and LOS
 - Integrated Low-Noise Crystal Oscillator Circuit
 - Holdover Mode When Input Clocks are Lost
- PLL2
 - Phase Detector Rate up to 155 MHz
 - Two Integrated Low-Noise VCOs
- 50% Duty Cycle Output Divides, 1 to 32 (even and odd)
- Precision Digital Delay, Dynamically Adjustable
- 23 ps Step Analog Delay
- Multi-Mode: Dual PLL, Single PLL, and Clock Distribution
- Industrial Temperature Range: -40 to 85°C
- 3.15V to 3.45V Operation
 - Package: 64-Pin QFN

APPLICATIONS

- Wireless Infrastructure
- Data Converter Clocking
- Networking, SONET/SDH, DSLAM
- Medical / Video
- Measurement

GX04828

FUNCTIONAL BLOCK DIAGRAM




Figure 1 Functional Block Diagram



TABLE OF CONTENTS

FEATURES..... 1

APPLICATIONS..... 1

FUNCTIONAL BLOCK DIAGRAM..... 2

TABLE OF CONTENTS..... 3

DESCRIPTION..... 4

ABSOLUTE MAXIMUM RATINGS..... 5

ESD CAUTION..... 5

TECHNICAL SPECIFICATIONS..... 6

 Recommended Operation Conditions..... 6

 Electrical Characteristics..... 6

 SPI Interface Timing..... 8

 Clock Output AC Characteristics..... 10

PROGRAMMING..... 12

 Recommended Programming Sequence..... 12

 Register Maps..... 12

PIN CONFIGURATION AND FUNCTIONS..... 19

OUTLINE DIMENSIONS..... 23

ORDERING GUIDE..... 23

DECLARATION..... 24



GX04828

DESCRIPTION

The GX04828 is a high performance clock conditioner with JEDEC JESD204B support. The 14 clock outputs from PLL2 can be configured to drive seven JESD204B converters or other logic devices, using device and SYSREF clocks. SYSREF can be provided using both DC and AC coupling. Not limited to JESD204B applications, each of the 14 outputs can be individually configured as high performance outputs for traditional clocking systems.

The high performance, low-power consumption, dual VCOs, dynamic digital delay, signal loss hold, make the GX04828 ideal for providing flexible high performance clocking trees.



ABSOLUTE MAXIMUM RATINGS

Supply Voltage V_{CC}	-0.3V to 3.6V
Input Signal Voltage V_{IN}	-0.3V to $V_{CC} + 0.3V$
Current $I_{IN}(CLKin/X/X*, OSCin/OSCin*, FBCLKin/in*, Fin/Fin*)$	$\pm 5mA$
Pin Temperature (soldering 4s)	260°C
Maximum Junction Temperature $T_{J,MAX}$	150°C
Operating Temperature Range	- 40°C to 85°C
Storage Temperature Range	- 65°C to 150°C
ESD(Human Body Model).....	$\pm 2000V$
ESD(Charged Device Model).....	$\pm 500V$

ATTENTION: Working above these ratings may cause permanent damage. In practice, do not operate the device at or above this limit.



ESD CAUTION

This product is an electrostatic sensitive device. When holding it, take appropriate ESD protection measures to avoid performance degradation or functional failure.

GX04828

TECHNICAL SPECIFICATIONS

Recommended Operation Conditions

Table 1 Recommended Operating Conditions

PARAMETER	MIN	TYP	MAX	UNIT
Junction temperature T _j			125	°C
Operating temperature	-40	25	85	°C
Supply voltage V _{CC}	3.15	3.3	3.45	V

Electrical Characteristics

3.15 V < V_{CC} < 3.45 V, -40 °C < T_A < 85 °C. Typical values at V_{CC} = 3.3 V, T_A = 25 °C, unless otherwise specified.

Table 2 Electrical Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT CONSUMPTION					
Power down supply current (I _{CC_PD})			1.5		mA
Supply current (I _{CC_CLKS})	14 HSDS 8mA clocks enabled PLL1 and PLL2 locked.		480		mA
CLKin0/0*, CLKin1/1*和CLKin2/2*INPUT CLOCK SPECIFICATIONS					
Clock input frequency (f _{CLKin})			12		MHz
Clock input slew rate (SLEW _{CLKin})	20% to 80%		0.5		V/ns
Clock input Differential input voltage (V _{IDCLKin})	AC coupled	0.125	1	1.55	V
Clock input Differential input voltage (V _{SSCLKin})		0.25	2	3.1	V _{PP}
Clock input Single-ended input voltage (V _{CLKin})	AC coupled to CLKinX; CLKinX AC coupled to ground		1		V _{PP}
High input voltage (V _{CLKin} - V _{IH})	DC coupled to CLKinX; CLKinX* AC coupled to ground		2		V
Low input voltage (V _{CLKin} - V _{IL})			1		V
FBCLKin/FBCLKin* 和 Fin/Fin* INPUT SPECIFICATIONS					
Clock input frequency for zero-delay with external feedback. (f _{FBCLKin})	AC coupled CLKinX_TYPE=0(bipolar)		12		MHz
Clock input frequency for external VCO or distribution mode (f _{FIN})	Internal high-speed differential receiver		2600		MHz
Single ended Clock input voltage (V _{FBCLKin/Fin})	AC coupled CLKinX_TYPE=0(bipolar)		1		V _{pp}
Slew rate on CLKin (SLEW _{FBCLKin/Fin})	AC coupled;20% to 80% CLKinX_TYPE=0		0.5		V/ns



PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
-----------	-----------------	-----	-----	-----	------

PLL1 REFERENCE INPUT (OSC_{in}) SPECIFICATIONS

PLL1 phase detector frequency (f _{PD1})				40	MHz
PLL1 charge Pump source current (I _{CPout1} SOURCE)	V _{CPout1} = V _{CC} /2, PLL1_CP_GAIN = 0		50		μA
	V _{CPout1} = V _{CC} /2, PLL1_CP_GAIN = 1		150		
	V _{CPout1} = V _{CC} /2, PLL1_CP_GAIN = 2		250		
				
	V _{CPout1} = V _{CC} /2, PLL1_CP_GAIN = 14		1450		
	V _{CPout1} = V _{CC} /2, PLL1_CP_GAIN = 15		1550		
PLL1 charge Pump sink current (I _{CPout1} SINK)	V _{CPout1} =V _{CC} /2, PLL1_CP_GAIN = 0		-50		μA
	V _{CPout1} = V _{CC} /2, PLL1_CP_GAIN = 1		-150		
	V _{CPout1} = V _{CC} /2, PLL1_CP_GAIN = 2		-250		
				
	V _{CPout1} = V _{CC} /2, PLL1_CP_GAIN = 14		-1450		
	V _{CPout1} = V _{CC} /2, PLL1_CP_GAIN = 15		-1550		
Charge pump Sink / source mismatch (I _{CPout1} %MIS)	V _{CPout1} = V _{CC} /2, T = 25 °C		10%		
Magnitude of charge pump current variation vs. charge pump voltage (I _{CPout1} V _{TUNE})	0.5 V < V _{CPout1} < V _{CC} - 0.5 V, TA = 25 °C		5%		
Charge pump current vs. temperature variation (I _{CPout1} TRI)	0.5 V < V _{CPout} < V _{CC} - 0.5 V			5	nA

PLL2 REFERENCE INPUT (OSC_{in}) SPECIFICATIONS

PLL2 reference input (f _{OSCin})			100		MHz
PLL2 reference clock minimum slew rate on OSC _{in} (SLEW _{OSCin})			0.5		V/ns
Input voltage for OSC _{in} (V _{OSCin})	AC coupled; single-ended (unused pin AC coupled to GND)		1		V _{pp}
Differential voltage swing (V _{IDOSCin})	AC coupled		1		V
Differential voltage swing (V _{SSOSCin})			2		V _{pp}
DC offset voltage (V _{OSCin-offset})	AC coupled; Voltage difference between P-terminal and N-terminal		5		mV

GX04828

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Doubler input frequency ($f_{\text{doubler_max}}$)	EN_PLL2_REF_2X OSCin duty cycle 40% = 1 to (8); 60%		120		MHz

CRYSTAL OSCILLATOR MODE SPECIFICATIONS

PLL2 charge pump source current ($I_{\text{CPoutSOURCE}}$)	$V_{\text{CPout2}}=V_{\text{CC}}/2$, PLL2_CP_GAIN = 0		100		μA
	$V_{\text{CPout2}}=V_{\text{CC}}/2$, PLL2_CP_GAIN = 1		400		
	$V_{\text{CPout2}}=V_{\text{CC}}/2$, PLL2_CP_GAIN = 2		1600		
	$V_{\text{CPout2}}=V_{\text{CC}}/2$, PLL2_CP_GAIN = 3		3200		
PLL2 charge pump sink current ($I_{\text{CPoutSINK}}$)	$V_{\text{CPout2}}=V_{\text{CC}}/2$, PLL2_CP_GAIN = 0		-100		μA
	$V_{\text{CPout2}}=V_{\text{CC}}/2$, PLL2_CP_GAIN = 1		-400		
	$V_{\text{CPout2}}=V_{\text{CC}}/2$, PLL2_CP_GAIN = 2		-1600		
	$V_{\text{CPout2}}=V_{\text{CC}}/2$, PLL2_CP_GAIN = 3		-3200		
Charge pump sink/source mismatch ($I_{\text{CPout}}2\% \text{MIS}$)	$V_{\text{CPout2}}=V_{\text{CC}}/2$, $T_{\text{A}} = 25\text{ }^{\circ}\text{C}$		2%		
Magnitude of charge pump current vs. charge pump voltage variation ($I_{\text{CPout}}2V_{\text{TUNE}}$)	$0.5\text{ V} < V_{\text{CPout2}} < V_{\text{CC}} - 0.5\text{ V}$ $T_{\text{A}} = 25\text{ }^{\circ}\text{C}$		5%		
Charge pump leakage ($I_{\text{CPout}}2\text{TRI}$)	$0.5\text{ V} < V_{\text{CPout2}} < V_{\text{CC}} - 0.5\text{ V}$		1		nA

INTERNAL VCO SPECIFICATIONS

VCO tuning range (f_{VCO})	VCO0	2370		2630	MHz/V
	VCO1	2920		3200	
VCO tuning sensitivity (K_{VCO})	VCO0 at 2457.6 MHz		30		MHz/V
	VCO1 at 2949.12 MHz		30		
Allowable temperature drift for continuous lock ($ \Delta T_{\text{CL}} $)				125	$^{\circ}\text{C}$

Default Power-on Reset Clock Output Frequency

Default Power-on Clock Output Frequency ($f_{\text{CLKout-startup}}$)	Default 4 6 8 10 channel open		315		MHz
---	-------------------------------	--	-----	--	-----

SPI Interface Timing

Table 3 SPI Interface Timing

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Setup time for SDI edge to SCLK rising edge (t_{ds})	See Figure 2	10			ns

Hold time for SDI edge from SCLK rising edge (t_{dH})	See Figure 2	10			ns
Period of SCLK (t_{SCLK})	See Figure 2	50			ns
High width of SCLK (t_{HIGH})	See Figure 2	25			ns
Low width of SCLK (t_{LOW})	See Figure 2	25			ns
Setup time for CS* falling edge to SCLK rising edge (t_{cs})	See Figure 2	10			ns
Hold time for CS* rising edge from SCLK rising edge (t_{cH})	See Figure 2	30			ns
SCLK falling edge to valid read back data (t_{dv})	See Figure 2			20	ns





Figure 2 SPI Timing Diagram


GX04828

Clock Output AC Characteristics



VCO_MUX = 0 (VCO0) PLL2 Loop Filter Bandwidth = 344 kHz
VCO0 = 2457.6 MHz PLL2 Phase Margin = 73°
DCLKout2_DIV = 10

Figure 3. DCLKout12 Phase Noise



VCO_MUX = 1 (VCO1) PLL2 Loop Filter Bandwidth = 233 kHz
 VCO = 2949.12 MHz PLL2 Phase Margin = 70°
 DCLKout2_DIV = 10

Figure 4. DCLKout12 Phase Noise

GX04828 PROGRAMMING

GX04828 device is programmed using 24-bit registers. Each register consists of a 1-bit command field (R/W), a 2-bit multi-byte field (W1, W0), a 13-bit address field (A12 to A0), and an 8-bit data field (D7 to D0). The contents of each register is clocked in MSB first (R/W), and the LSB (D0) last. During programming, the CS* signal is held low. The serial data is clocked in on the rising edge of the SCK signal. After the LSB is clocked in, the CS* signal goes high to latch the contents into the shift register. Recommends programming registers in numeric order – for example, 0x000 to 0x1FFF – to achieve proper device operation. Each register consists of one or more fields which control the device functionality. See Electrical Characteristics and Figure 1 for timing details.

R/W bit = 0 is for SPI write. R/W bit = 1 is for SPI read.

W1 and W0 should be written as 0.

Recommended Programming Sequence

Registers are programmed in numeric order, with 0x000 being the first and 0x1FFF being the last register programmed. The recommended programming sequence from POR involves:

1. Program register 0x000 with RESET = 1.
2. Program registers in numeric order from 0x000 to 0x165. Ensure the following register is programmed as follows: – 0x145 = 127 (0x7F)
3. Program register 0x166 to 0x1FFF.
4. Set register 0x208[1] to 1, then change the default value of 0x208[0] from 0 to 1 and to 0 again.

SYSREF_CLR

When using SYSREF output, SYSREF local digital delay block should be cleared using SYSREF_CLR bit. See SYSREF_CLR for more info.

RESET Pin

If the RESET pin is not used during normal operation, recommends programming the RESET_TYPE register to an output setting, to prevent noise from spontaneously resetting the device.

Register Maps

Register Map for Device Programming



Table 4 provides the register map for device programming. Any register can be read from the same data address it is written to.

Table 4 Register Map

ADDRESS	DATA							
[11:0]	7	6	5	4	3	2	1	0
0x000	RESET	0	0	SPI_3WIRE _DIS	0	0	0	0
0x002	0	0	0	0	0	0	0	POWER DOWN
0x003	ID_DEVICE_TYPE							
0x004	ID_PROD [15:8]							
0x005	ID_PROD [7:0]							
0x006	ID_MASKREV							
0x00C	ID_VNDR [15:8]							
0x00D	ID_VNDR [7:0]							
0x100	0	0	0	DCLKout0_DIV				
0x101	DCLKout0_DDLY_CNTH				DCLKout0_DDLY_CNTL			
0x103	DCLKout0_ADLY				DCLKout0 ADLY_MUX		DCLKout0_MUX	
0x104	0	DCLKout 0_HS	SDCLKout 1_MUX	SDCLKout1_DDLY			SDCLKou t1_HS	
0x105	0	0	0	SDCLKout1_ ADLY_EN	SDCLKout1_ADLY			
0x106	DCLKout0 _DDLY_P D	DCLKout 0_HSg_P D	DCLKout0 _ADLYg_P D	DCLKout0 _ADLY_PD	CLKou t0_1 _PD	SDCLKout1_DIS_MODE		SDCLKou t1_PD
0x107	SDCLKout 1_POL	CLKout1_FMT			DCLKo ut0 _POL	CLKout0_FMT		
0x108	0	0	0	DCLKout2_DIV				
0x109	DCLKout2_DDLY_CNTH				DCLKout2_DDLY_CNTL			
0x10B	DCLKout2_ADLY				DCLKout2_ ADLY_MUX		DCLKout2_MUX	
0x10C	0	DCLKout 2_HS	SDCLKout 3_MUX	SDCLKout3_DDLY			SDCLKou t3_HS	
0x10D	0	0	0	SDCLKout3 _ADLY_EN	SDCLKout3_ADLY			

GX04828

ADDRESS	DATA							
[11:0]	7	6	5	4	3	2	1	0
0x10E	DCLKout2 _DDLY_PD	DCLKout2 _HSg_PD	DCLKout2 _ADLYg_PD	DCLKout2 _ADLY_PD	CLKout2_3 _PD	SDCLKout3_DIS_MODE		SDCLKout3 _PD
0x10F	SDCLKout3 _POL	CLKout3_FMT			DCLKout2 _POL	CLKout2_FMT		
0x110	0	0	0	DCLKout4_DIV				
0x111	DCLKout4_DDLY_CNTH				DCLKout4_DDLY_CNTL			
0x113	DCLKout4_ADLY				DCLKout4 _ADLY_MUX	DCLKout4_MUX		
0x114	0	DCLKout4 _HS	SDCLKout5 _MUX	SDCLKout5_DDLY				SDCLKout5 _HS
0x115	0	0	0	SDCLKout5 _ADLY_EN	SDCLKout5_ADLY			
0x116	DCLKout4 _DDLY_PD	DCLKout4 _HSg_PD	DCLKout4 _ADLYg_PD	DCLKout4 _ADLY_PD	CLKout4_5 _PD	SDCLKout5_DIS_MODE		SDCLKout5 _PD
0x117	SDCLKout5 _POL	CLKout5_FMT			DCLKout4 _POL	CLKout4_FMT		
0x118	0	0	0	DCLKout6_DIV				
0x119	DCLKout6_DDLY_CNTH				DCLKout6_DDLY_CNTL			
0x11B	DCLKout6_ADLY				DCLKout6 _ADLY_MUX	DCLKout6_MUX		
0x11C	0	DCLKout6 _HS	SDCLKout7 _MUX	SDCLKout7_DDLY				SDCLKout7 _HS
0x11D	0	0	0	SDCLKout7 _ADLY_EN	SDCLKout7_ADLY			
0x11E	DCLKout6 _DDLY_PD	DCLKout6 _HSg_PD	DCLKout6 _ADLYg_PD	DCLKout6 _ADLY_PD	CLKout6_7 _PD	SDCLKout7_DIS_MODE		SDCLKout7 _PD
0x11F	SDCLKout7 _POL	CLKout7_FMT			DCLKout6 _POL	CLKout6_FMT		
0x120	0	0	0	DCLKout8_DIV				
0x121	DCLKout8_DDLY_CNTH				DCLKout8_DDLY_CNTL			
0x123	DCLKout8_ADLY				DCLKout8 _ADLY_MUX	DCLKout8_MUX		



ADDRESS	DATA							
	[11:0]	7	6	5	4	3	2	1
0x124	0	DCLKout8_HS	SDCLKout9_MUX	SDCLKout9_DDLY				SDCLKout9_HS
0x125	0	0	0	SDCLKout9_ADLY_EN	SDCLKout9_ADLY			
0x126	DCLKout8_DDLY_PD	DCLKout8_HSG_PD	DCLKout8_ADLYg_PD	DCLKout8_ADLY_PD	CLKout8_9_PD	SDCLKout9_DIS_MODE		SDCLKout9_PD
0x127	SDCLKout9_POL	CLKout9_FMT			DCLKout8_POL	CLKout8_FMT		
0x128	0	0	0	DCLKout10_DIV				
0x129	DCLKout10_DDLY_CNTH				DCLKout10_DDLY_CNTL			
0x12B	DCLKout10_ADLY					DCLKout10_ADLY_MUX	DCLKout10_MUX	
0x12C	0	DCLKout10_HS	SDCLKout11_MUX	SDCLKout11_DDLY				SDCLKout11_HS
0x12D	0	0	0	SDCLKout11_ADLY_EN	SDCLKout11_ADLY			
0x12E	DCLKout10_DDLY_PD	DCLKout10_HSG_PD	DCLKout10_ADLYg_PD	DCLKout10_ADLY_PD	CLKout10_11_PD	SDCLKout11_DIS_MODE		SDCLKout11_PD
0x12F	SDCLKout11_POL	CLKout11_FMT			DCLKout10_POL	CLKout10_FMT		
0x130	0	0	0	DCLKout12_DIV				
0x131	DCLKout12_DDLY_CNTH				DCLKout12_DDLY_CNTL			
0x133	DCLKout12_ADLY					DCLKout12_ADLY_MUX	DCLKout12_MUX	
0x134	0	DCLKout12_HS	SDCLKout13_MUX	SDCLKout13_DDLY				SDCLKout13_HS
0x135	0	0	0	SDCLKout13_ADLY_EN	SDCLKout13_ADLY			
0x136	DCLKout12_DDLY_PD	DCLKout12_HSG_PD	DCLKout12_ADLYg_PD	DCLKout12_ADLY_PD	CLKout12_13_PD	SDCLKout13_DIS_MODE		SDCLKout13_PD
0x137	SDCLKout13_POL	CLKout13_FMT			DCLKout12_POL	CLKout12_FMT		
0x138	0	VCO_MUX		OScout_MUX	OScout_FMT			



GX04828

ADDRESS	DATA								
	[11:0]	7	6	5	4	3	2	1	0
0x139	0	0	0	0	0	0	SYSREF_ CLKin0_MUX	SYSREF_MUX	
0x13A	0	0	0	SYSREF_DIV [12:8]					
0x13B	SYSREF_DIV [7:0]								
0x13C	0	0	0	SYSREF_DDLY [12:8]					
0x13D	SYSREF_DDLY [7:0]								
0x13E	0	0	0	0	0	0	SYSREF_PULSE_CNT		
0x13F	0	0	0	PLL2_NCLK_ MUX	PLL1_ NCLK_ MUX	FB_MUX		FB_MUX_ EN	
0x140	PLL1_PD	VCO_LD O_PD	VCO_PD	OSCin_PD	SYSRE F_GBL_ PD	SYSREF_PD	SYSREF_ _DDLY_P D	SYSREF_ _PLSR_P D	
0x141	DDLYd_ SYSREF_ EN	DDLYd12_ EN	DDLYd10_ EN	DDLYd7_ EN	DDLY d6_EN	DDLYd4_ EN	DDLYd2_ EN	DDLYd0_ EN	
0x142	0	0	0	DDLYd_STEP_CNT					
0x143	SYSREF_D DLY_CLR	SYNC_1S HOT_EN	SYNC_PO L	SYNC_EN	SYNC_ PLL2_ _DLD	SYNC_PLL1_ _DLD	SYNC_MODE		
0x144	SYNC_DIS SYSREF	SYNC_DI S12	SYNC_DIS 10	SYNC_DIS8	SYNC_ DIS6	SYNC_DIS4	SYNC_DI S2	SYNC_DI S0	
0x145	0	1	1	1	1	1	1	1	
0x146	0	0	CLKin2_ EN	CLKin1_ EN	CLKin 0_EN	CLKin2_ TYPE	CLKin1_ T YPE	CLKin0_ T YPE	
0x147	CLKin_SE L_POL	CLKin_SEL_MODE			CLKin1_OUT_MUX		CLKin0_OUT_MUX		
0x148	0	0	CLKin_SEL0_MUX			CLKin_SEL0_TYPE			
0x149	0	SDIO_RD BK_ TYPE	CLKin_SEL1_MUX			CLKin_SEL1_TYPE			
0x14A	0	0	RESET_MUX			RESET_TYPE			



ADDRESS	DATA								
	[11:0]	7	6	5	4	3	2	1	0
0x14B	LOS_TIMEOUT		LOS_EN	TRACK_EN	HOLD OVER FORCE	MAN_DAC _EN	MAN_DAC [9:8]		
0x14C	MAN_DAC [7:0]								
0x14D	0	0	DAC_TRIP_LOW						
0x14E	DAC_CLK_MULT		DAC_TRIP_HIGH						
0x14F	DAC_CLK_CNTR								
0x150	0	CLKin _OVERRI DE	0	HOLDOVER _PLL1_DET	HOLD OVER _LOS _DET	HOLDOVER _VTUNE_DET	HOLDOV ER _HITLESS _SWITCH	HOLDOV ER_EN	
0x151	0	0	HOLDOVER_DLD_CNT [13:8]						
0x152	HOLDOVER_DLD_CNT [7:0]								
0x153	0	0	CLKin0_R [13:8]						
0x154	CLKin0_R [7:0]								
0x155	0	0	CLKin1_R [13:8]						
0x156	CLKin1_R [7:0]								
0x157	0	0	CLKin2_R [13:8]						
0x158	CLKin2_R [7:0]								
0x159	0	0	PLL1_N [13:8]						
0x15A	PLL1_N [7:0]								
0x15B	PLL1_WND_SIZE		PLL1 _CP_TRI	PLL1 _CP_POL	PLL1_CP_GAIN				
0x15C	0	0	PLL1_DLD_CNT [13:8]						
0x15D	PLL1_DLD_CNT [7:0]								
0x15E	0	0	PLL1_R_DLY			PLL1_N_DLY			
0x15F	PLL1_LD_MUX					PLL1_LD_TYPE			
0x160	0	0	0	0	PLL2_R[11:8]				
0x161	PLL2_R [7:0]								
0x162	PLL2_P			OSCin_FREQ				PLL2_XT AL_EN	PLL2_RE F_2X_EN
0x163	0	0	0	0	0	0	PLL2_N_CAL[17:16]		
0x164	PLL2_N_CAL [15:8]								

GX04828

ADDRESS	DATA							
	7	6	5	4	3	2	1	0
0x165	PLL2_N_CAL [7:0]							
0x166	0	0	0	0	0	PLL2_FCAL_D IS	PLL2_N[17:16]	
0x167	PLL2_N [15:8]							
0x168	PLL2_N [7:0]							
0x169	0	PLL2_WND_SIZE		PLL2_CP_GAIN		PLL2_CP_POL	PLL 2_CP_TRI	1
0x16A	0	SYSREF_ REQ_EN	PLL2_DLD_CNT [15:8]					
0x16B	PLL2_DLD_CNT [7:0]							
0x16C	0	0	PLL2_LF_R4			PLL2_LF_R3		
0x16D	PLL2_LF_C4				PLL2_LF_C3			
0x16E	PLL2_LD_MUX					PLL2_LD_TYPE		
0x171	1	0	1	0	1	0	1	0
0x172	0	0	0	0	0	0	1	0
0x173	0	PLL2_PR E_PD	PLL2_PD	0	0	0	0	0
0x174	0	0	0	VCO1_DIV				
0x17C	OPT_REG_1							
0x17D	OPT_REG_2							
0x182	0	0	0	0	0	RB_PLL1_LD_ LOST	0	0
0x183	0	0	0	0	0	RB_PLL2_LD_ LOST	0	0
0x184	RB_DAC_VALUE [9:8]		RB_CLKin 2_SEL	RB_CLKin1_ SEL	RB_CL Kin0_ SEL	X	RB_CLKi n1_LOS	RB_CLKi n0_LOS
0x185	RB_DAC_VALUE [7:0]							
0x188	0	0	0	RB_HOLD O VER	X	X	X	X
0x1FFD	SPI_LOCK [23:16]							
0x1FFE	SPI_LOCK [15:8]							
0x1FFF	SPI_LOCK [7:0]							

PIN CONFIGURATION AND FUNCTIONS




Figure 5 QFN_64 – Pin Configuration

Table 5 Pin Function Descriptions

Pin.No	Pin.Name	I/O	Description
1	DCLKout0	O	Differential clock output 0. If unused, set output format buffer to powerdown and leave pins floating.
2	DCLKout0*		
3	SDCLKout1	O	Differential clock output 1. If unused, set output format buffer to powerdown and leave pins floating.
4	SDCLKout1*		
5	RESET/GPO	I/O	Reset input or GPO. If used as a reset input, pin polarity and nominal 160-kΩ pull-up or pull-down are controlled by register settings. If used as an output, can be set to push-pull or open-drain.
6	SYNC/SYSREF_REQ	I	Synchronization input. Can be used to reset dividers, trigger the SYSREF pulser, or request continuous SYSREF from the SYSREF divider. Pin polarity is controlled by register settings. Nominal 160-kΩ pulldown.
7	-	NC	Do not connect. These pins must be left floating.
8	-	NC	
9	-	NC	

GX04828


Pin.No	Pin.Name	I/O	Description
10	Vcc1_VCO	P	Power supply for VCO LDO. Decoupling capacitance requirements may change with system frequency.
11	LDObyp1	BP	LDO bypass. This pin must be bypassed to ground with 10- μ F capacitor placed close to the pin.
12	LDObyp2	BP	LDO bypass. This pin must be bypassed to ground with a 0.1- μ F capacitor placed close to the pin.
13	SDCLKout3	O	Differential clock output3. If unused, set output format buffer to powerdown and leave pins floating.
14	SDCLKout3*		
15	DCLKout2	O	Differential clock output2. If unused, set output format buffer to powerdown and leave pins floating.
16	DCLKout2*		
17	Vcc2_CG1	P	Power supply for clock outputs 2 and 3. Decoupling capacitance requirements may change with system frequency.
18	CS*	I	SPI Chip select. Active-low input. Must be pulled up externally or actively driven high when not in use.
19	SCK	I	SPI clock. Active-high input. Nominal 160-k Ω pulldown
20	SDIO	I/O	SPI data. This pin can be configured for open-drain or push-pull. Open-drain output requires external pull-up. Register settings can disable the output feature of this pin. Other GPIO pins can also be configured as SPI MISO (master-in slave-out) for traditional 4-wire SPI.
21	Vcc3_SYSREF	P	Power supply for SYSREF and SYNC.
22	SDCLKout5	O	Differential clock output5. If unused, set output format buffer to powerdown and leave pins floating.
23	SDCLKout5*		
24	DCLKout4	O	Differential clock output4. If unused, set output format buffer to powerdown and leave pins floating.
25	DCLKout4*		
26	Vcc4_CG2		Power supply for clock outputs 4, 5, 6, and 7.
27	DCLKout6	O	Differential clock output6. If unused, set output format buffer to powerdown and leave pins floating.
28	DCLKout6*		
29	SDCLKout7	O	Differential clock output7. If unused, set output format buffer to powerdown and leave pins floating.
30	SDCLKout7*		
31	Status_LD1	I/O	Programmable status pin. By default, this pin is configured as an active-high output representing the state of PLL1 lock detect. This pin can be configured for open-drain or push-pull output.
32	CPout1	O	Charge pump 1 output. This pin is connected to the external loop filter components for PLL1, and to the VCXO control voltage pin.
33	Vcc5_DIG	P	Power supply for digital circuitry, such as SPI bus and GPIO pins.
34	CLKin1	I	(Default) Reference clock input port 1 for PLL1. Can be configured for DC or AC coupling. Accepts single-ended or differential clocks. If unused in single-ended configuration, connect to GND with a 0.1- μ F capacitor. Leave floating if both pins are unused.
	FBCLKin	I	Feedback input for external clock. Can be configured for DC or AC coupling. Accepts single-ended or differential clocks. If unused in single-ended configuration, connect to GND with a 0.1- μ F capacitor. Leave floating if both pins are unused.
	Fin	I	Clock input. Can be configured for DC or AC coupling. Accepts single-ended or differential clocks. If unused in single-ended configuration, connect to GND with a 0.1- μ F capacitor. Leave floating if both pins are unused.
35	CLKin1*	I	(Default) Reference clock input port 1 for PLL1. Can be configured for DC or AC coupling. Accepts single-ended or differential clocks. If

Pin.No	Pin.Name	I/O	Description
			unused in single-ended configuration, connect to GND with a 0.1- μ F capacitor. Leave floating if both pins are unused.
	FBCLKin*	I	Feedback input for external clock. Can be configured for DC or AC coupling. Accepts single-ended or differential clocks. If unused in single-ended configuration, connect to GND with a 0.1- μ F capacitor. Leave floating if both pins are unused.
	Fin*	I	Clock input. Can be configured for DC or AC coupling. Accepts single-ended or differential clocks. If unused in single-ended configuration, connect to GND with a 0.1- μ F capacitor. Leave floating if both pins are unused.
36	Vcc6_PLL1	P	Power supply for PLL1, charge pump 1
37	CLKin0	I	Reference clock input port 0 for PLL1. Can be used as a synchronization input.
38	CLKin0*		
39	Vcc7_OSCout	P	Power supply for OSCout port and CLKin2.
40	OSCout	I/O	Output of OSCin port. Defaults to LVPECL. Only supports 240- Ω emitter resistors. If unused, set output format buffer to powerdown and leave pins floating.
	CLKin2		Reference clock input port 2 for PLL1. Can be configured for DC or AC coupling. Accepts single-ended or differential clocks. If unused in single-ended configuration, connect to GND with a 0.1- μ F capacitor. Leave floating if both pins are unused. Registers must be configured to set this pin as an input.
41	OSCout*	I/O	(Default) Buffered output of OSCin port. Defaults to LVPECL. Only supports 240- Ω emitter resistors. If unused, set output format buffer to powerdown and leave pins floating.
	CLKin2*		Reference clock input port 2 for PLL1. Can be configured for DC or AC coupling. Accepts single-ended or differential clocks. If unused in single-ended configuration, connect to GND with a 0.1- μ F capacitor. Leave floating if both pins are unused. Registers must be configured to set this pin as an input.
42	Vcc8_OSCin	P	Power supply for OSCin. Decoupling capacitance requirements may change with system frequency.
43	OSCin	I	Reference input to PLL2. Inputs to this pin should be AC-coupled. Accepts single-ended or differential clocks. If unused in single-ended configuration, connect to GND with a 0.1- μ F capacitor. Leave floating if both pins are unused.
44	OSCin*		
45	Vcc9_CP2	P	Power supply for PLL2 charge pump.
46	CPout2	O	Charge pump 2 output. This pin is connected to the external components of the PLL2 loop filter. If an external VCO is used, this pin is also connected to the external VCO control voltage pin. Do not route this pin near noisy signals
47	Vcc10_PLL2	P	Power supply for PLL2.
48	Status_LD2	I/O	Status pin. By default, this pin is configured as an active-high output representing the state of PLL2 lock detect.
49	SDCLKout9	O	SYSREF / Device clock 9. Differential clock output.
50	SDCLKout9*		
51	DCLKout8	O	Device clock output 8. Differential clock output.
52	DCLKout8*		

GX04828

Pin.No	Pin.Name	I/O	Description
53	Vcc11_CG3	P	Power supply for clock outputs 8, 9, 10, and 11.
54	DCLKout10	O	Device clock output 10. Differential clock output.
55	DCLKout10*		
56	SDCLKout11	O	SYSREF / Device clock output 11. Differential clock output.
57	SDCLKout11*		
58	CLKin_SEL0	I/O	Programmable status pin. By default this pin is programmed as an active-high input with nominal 160-k Ω pulldown that selects which CLKin is used as the reference to PLL1 in pin-select mode. If used as an input, pin polarity and nominal 160-k Ω pull-up or pull-down are controlled by register settings. If used as an output, can be set to push-pull or opendrain
59	CLKin_SEL1	I/O	Programmable status pin. By default this pin is programmed as an active-high input with nominal 160-k Ω pulldown that selects which CLKin is used as the reference to PLL1 in pin-select mode. If used as an input, pin polarity and nominal 160-k Ω pull-up or pull-down are controlled by register settings. If used as an output, can be set to push-pull or open drain.
60	SDCLKout13	O	SYSREF / Device clock output 13. Differential clock output.
61	SDCLKout13*		
62	DCLKout12	O	SYSREF / Device clock output 12. Differential clock output.
63	DCLKout12*		
64	Vcc12_CG0	P	Power supply for clock outputs 0, 1, 12, and 13.
	E-PAD	G	Chip cooling pad, power reference.

OUTLINE DIMENSIONS



	SYMBOL	MIN	NOM	MAX	
TOTAL THICKNESS	A	0.7	0.75	0.8	
STAND OFF	A1	0	0.02	0.05	
MOLD THICKNESS	A2	---	0.55	---	
L/F THICKNESS	A3	0.203 REF			
LEAD WIDTH	b	0.2	0.25	0.3	
BODY SIZE	X	9 BSC			
	Y	9 BSC			
LEAD PITCH	e	0.5 BSC			
EP SIZE	X	D2	5.6	5.7	5.8
	Y	E2	5.6	5.7	5.8
LEAD LENGTH	L	0.3	0.4	0.5	
	L1	0.4 REF			
LEAD TIP TO EXPOSED PAD EDGE	K	1.25 REF			
PACKAGE EDGE TOLERANCE	aaa	0.1			
MOLD FLATNESS	ccc	0.1			
COPLANARITY	eee	0.08			
LEAD OFFSET	bbb	0.1			
EXPOSED PAD OFFSET	fff	0.1			

- NOTES
- 1.REFER TO JEDEC MO-220;
 - 2.COPLANARITY APPLIES TO LEADS, CORNER LEADS AND DIE ATTACH PAD;
 - 3.BAN TO USE THE LEVEL 1 ENVIRONMENT-RELATED SUBSTANCES;
 - 4.FINISH: Cu/EP • Sn8~20s

Figure 6. Packaging Size of QFN-64

ORDERING GUIDE

Table 6. Order Information

Type	No.	OP temp	Package	Packing
GX048 28	GX04828GDLUM Y	-40~85°C	QFN-64	Tape & Reel

GX04828

DECLARATION

The above information is for reference only, and is intended to assist GXSC's customers in their research and development. GXSC reserves the right to change the above information without prior notice due to technological innovation.



Contact Us:

NAME: JESSE

EMAIL: service_jesseli@gxschip.com

WECHAT: f40044269

FACEBOOK: GXSC

VK: @id836505054