

## **GX5531A/32A/33A/34A: 1.875 to 3840SPS, 24-bit Sigma-Delta ADC with PGA and Reference**

### **FEATURES**

- Programmable Gain: 1/2/4/8/16/32/64**
- Selectable Data Rates: 1.875 to 3840SPS**
- RMS Noise: 16nV at 7.5SPS (Gain=64)**
- 22.3 Noise-Free Bits at 7.5SPS (Gain=1)**
- Offset Drift: 5nV/°C (Gain=64)**
- Gain Drift: 0.5ppm/°C**
- 2.5V Internal Reference with 5ppm/°C Drift**
- Integral Non-Linearity: 3ppm**
- Internal or External Clock**
- Automatic Channel Sequencer**
- Burnout Current Sources**
- Low-Side Power Switch**
- Parity Check**
- Power Supply**
  - AVDD: 4.75V to 5.25V or ±2.5V**
  - DVDD: 2.7V to 5.25V**
- Current: 4.0mA**
- Package: 20/24-lead TSSOP**

### **APPLICATIONS**

- Weigh Scales**
- Strain Gauges**
- Pressure Sensors**
- Temperature Measurement**
- Industrial Process Control**

### **DESCRIPTION**

The GX5531A/32A/33A/34A is a low noise, low drift, and high-resolution 16-bit (GX5531A/33A) and 24-bit (GX5532A/34A) analog-to-digital converter (ADC) with integrated programmable gain amplifier (PGA) that offers high-accuracy measurement solutions for bridge sensors, thermocouples, and resistance temperature devices (RTD).

The device contains a low noise PGA with gains selected from 1, 2, 4, 8 16, 32, and 64, a delta-sigma ( $\Delta$ - $\Sigma$ ) modulator, and a programmable SINC3/SINC1 digital filter. A low drift 2.5V reference is integrated on chip for accurate measurement. The output data rate from the device can be configured to 1.875, 3.75, 7.5, 15, 30, 60, 120, 240, 480, 960, 1920, and 3840SPS. This device provides channel sequencer feature to measure the differential inputs automatically. Burnout current sources are provided at the analog inputs for sensor connection diagnosis.


Offset and gain calibration registers are provided with calibration command or direct register write to calibrate the ADC errors or overall system errors. SPI-compatible interface is used for device configuration and parity check is provided for data integrity.

The on-chip oscillator, an external clock, or an external crystal can be used as the clock source to the device.

The device can operate with bipolar  $\pm 2.375V$  to  $\pm 2.625V$  analog power supplies, or with a single 4.75V to 5.25V analog power supply.


The GX5531A/32A is available in 20-lead TSSOP package and the GX5533A/34A is available in 24-lead TSSOP package. These devices are fully specified over the  $-40^{\circ}C$  to  $+125^{\circ}C$  temperature range.

### **Function Block Diagram**



## PIN CONFIGURATION and DESCRIPTIONS

**TOP VIEW (Not To Scale)**



|    |    | NAME       | FUNCTION             | DESCRIPTION  |
|----|----|------------|----------------------|--|
| 1  | 1  | AIN1+      | Analog Input         | Positive analog input channel 1.   |
| 2  | 2  | AIN1-      | Analog Input         | Negative analog input channel 1.   |
| 3  | -  | AIN4+      | Analog Input         | Positive analog input channel 4.   |
| 4  | -  | AIN4-      | Analog Input         | Negative analog input channel 4.   |
| 5  | 3  | C1         | Analog Output        | Amplifier analog output. Connect a COG cap with size 4.7~22nF between C1 and C2. |
| 6  | 4  | C2         | Analog Output        | Amplifier analog output. Connect a COG cap with size 4.7~22nF between C1 and C2. |
| 7  | 5  | AVDD       | Analog               | Positive analog power supply. 4.75V to 5.25V relative to AVSS.                   |
| 8  | 6  | AVSS       | Analog               | Negative analog power supply.  |
| 9  | 7  | A0/PDSW    | Analog Output        | Analog logic output or bridge power down switch.                                 |
| 10 | 8  | A1         | Analog Output        | Analog logic output.   |
| 11 | 9  | OSC2       | Digital Input/Output | Master clock input or Crystal Connection.  |
| 12 | 10 | OSC1       | Digital Input        | Crystal Connection.  |
| 13 | 11 | SCLK       | Digital Input        | Serial data clock.   |
| 14 | 12 | DOUT/DRDYn | Digital Output       | Serial data output and data ready indicator.                                     |
| 15 | 13 | DIN        | Digital Input        | Serial data input.   |
| 16 | 14 | CSn        | Digital Input        | Serial chip select. Active low.  |
| 17 | 15 | DVDD       | Digital              | Digital power supply, 2.7V to 5.25V. DVDD is independent of AVDD.                |
| 18 | 16 | DGND       | Digital              | Digital ground reference point.  |
| 19 | 17 | REF-       | Analog Input         | Negative reference input.  |
| 20 | 18 | REF+       | Analog Input         | Positive reference input.  |
| 21 | -  | AIN3-      | Analog Input         | Negative analog input channel 3.   |
| 22 | -  | AIN3+      | Analog Input         | Positive analog input channel 3.   |
| 23 | 19 | AIN2-      | Analog Input         | Negative analog input channel 2.   |
| 24 | 20 | AIN2+      | Analog Input         | Positive analog input channel 2.   |

## PACKAGE/ORDERING INFORMATION

| MODEL   | PACKAGE DESCRIPTION | SPECIFIED TEMPERATURE RANGE | ORDERING NUMBER   | PACKING OPTION |
|---------|---------------------|-----------------------------|-------------------|----------------|
| GX5531A | TSSOP-20            | -40°C to +125°C             | GX5531A-ITSP20-RL | Reel, 4500     |
| GX5532A | TSSOP-20            | -40°C to +125°C             | GX5532A-ITSP20-RL | Reel, 4500     |
| GX5533A | TSSOP-24            | -40°C to +125°C             | GX5532A-ITSP24-RL | Reel, 3000     |
| GX5534A | TSSOP-24            | -40°C to +125°C             | GX5534A-ITSP24-RL | Reel, 3000     |

## SPECIFICATIONS

### Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted.<sup>(1)</sup>

|             |                       | MIN              | MAX              | UNIT |
|-------------|-----------------------|------------------|------------------|------|
| Voltage     | AVDD to AVSS          | -0.3             | 6.5              | V    |
|             | AVSS to DGND          | -3               | 0.3              | V    |
|             | DVDD to DGND          | -0.3             | 6.5              | V    |
|             | Analog input          | $V_{AVSS} - 0.3$ | $V_{AVDD} + 0.3$ | V    |
|             | Digital input         | $V_{DGND} - 0.3$ | $V_{DVDD} + 0.3$ | V    |
| Current     | Input current         | -10              | 10               | mA   |
| Temperature | Junction ( $T_J$ )    | -50              | 150              | °C   |
|             | Storage ( $T_{stg}$ ) | -60              | 150              | °C   |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### ESD Ratings

| SYMBOL | PARAMTER             | CONDITION              | VALUE | UNIT |
|--------|----------------------|------------------------|-------|------|
| HBM    | Human-body Model     | ANSI/ESDA/JEDEC JS-001 | ±4000 | V    |
| CDM    | Charged-device model | JEDEC EIA/JS-002-2022  | ±2000 | V    |



This integrated circuit can be damaged by ESD. GXSC recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## Electrical Characteristics

Minimum/Maximum specifications apply from -40°C to +125°C. Typical specifications are at +25°C. All specification are at V<sub>AVDD</sub>=5V, V<sub>AVSS</sub>=0V, V<sub>DVDD</sub>=3.3V, V<sub>REF</sub>=2.5V, f<sub>CLK</sub>=4.9152MHz, data rate=60SPS, and PGA Gain=1, unless otherwise noted.

| PARAMETER  | TEST CONDITION OR NOTES                                  | MIN <sup>(1)</sup>                                     | TYP              | MAX <sup>(1)</sup>                                     | UNITS  |
|--|--|--|------------------|--|--------|
| <b>ANALOG INPUTS</b>                                     |  |  |                  |  |        |
| Differential Input Voltage                               | V <sub>IN</sub> = V <sub>INP</sub> - V <sub>INN</sub>    | -V <sub>REF</sub> /(2xGain)                            |                  | +V <sub>REF</sub> /(2xGain)                            | V      |
| Absolute Input Voltage                                   | PGA bypass   | V <sub>AVSS</sub> - 0.05                               |                  | V <sub>AVDD</sub> + 0.05                               | V      |
|  | PGA enabled  | V <sub>AVSS</sub> + 0.5                                |                  | V <sub>AVDD</sub> - 0.5                                |        |
| Common Mode Input Range                                  | PGA enabled  | V <sub>AVSS</sub> + 0.5 +  V <sub>INMAX</sub>  ·Gain/2 |                  | V <sub>AVDD</sub> - 0.5 -  V <sub>INMAX</sub>  ·Gain/2 | V      |
| Absolute Input Current                                   | PGA bypass   |  | ±20              |  | nA     |
|  | PGA enabled  |  | ±2               |  | nA     |
| <b>SYSTEM PERFORMANCE</b>                                |  |  |                  |  |        |
| PGA Gain   |  |  | 1/2/4/8/16/32/64 |  | V/V    |
| Resolution   |  |  | 24               |  | Bits   |
| Data Rate  |  | 1.875  |                  | 3840   | SPS    |
| Noise  |  | See Noise Table  |                  |  |        |
| Integral Nonlinearity (INL)                              |  |  | ±3               |  | ppm    |
| Offset Error   | All PGA gains  |  | ±200/Gain        |  | µV     |
| Offset Drift vs. Temperature                             | All PGA gains  |  | ±200/Gain ± 3    |  | nV/°C  |
| Gain Error   | All PGA gains  |  | ±0.01            |  | %      |
| Gain Drift vs. Temperature                               | All PGA gains  | -5   | ±0.5             | 5  | ppm/°C |
| Common Mode Rejection (CMRR)                             | f <sub>IN</sub> =50/60Hz, data rate=960SPS               | 100  | 120              |  | dB     |
| Power Supply Rejection <sup>(2)</sup> (PSRR)             | AVDD, AVSS   | 75   | 90               |  | dB     |
|  | DVDD   | 80   | 120              |  | dB     |
| <b>EXTERNAL REFERENCE INPUT</b>                          |  |  |                  |  |        |
| Differential Reference Voltage (V <sub>REF</sub> )       | V <sub>REF</sub> = V <sub>REFP</sub> - V <sub>REFN</sub> | 0.5  |                  | V <sub>AVDD</sub> - V <sub>AVSS</sub> + 0.1            | V      |
| Absolute Negative Reference Voltage (V <sub>REFN</sub> ) |  | V <sub>AVSS</sub> - 0.05                               |                  | V <sub>REFP</sub> - 0.5                                | V      |
| Absolute Positive Reference Voltage (V <sub>REFP</sub> ) |  | V <sub>REFN</sub> + 0.5                                |                  | V <sub>AVDD</sub> + 0.05                               | V      |
| Average Voltage Input Current                            |  |  | 300              |  | nA     |
| <b>INTERNAL VOLTAGE REFERENCE</b>                        |  |  |                  |  |        |
| Reference Voltage  |  |  | 2.5              |  | V      |
| Initial Accuracy   | T <sub>A</sub> = 25°C                                    | -0.1%  | ±0.01%           | +0.1%  |        |
| Voltage Temperature Drift                                | T <sub>A</sub> = -40°C to 125°C                          |  | 5                | 20   | ppm/°C |
| Power Supply Rejection                                   |  |  | 90               |  | dB     |
| <b>Burnout Current Sources</b>                           |  |  |                  |  |        |
| Current Setting  |  |  | 1                |  | µA     |
| <b>ADC CLOCK</b>   |  |  |                  |  |        |
| External Clock   | Frequency Range  | 1  | 4.9152           | 5  | MHz    |
|  | Duty Cycle   | 40%  |                  | 60%  |        |
| Internal Oscillator                                      | Nominal Frequency  |  | 4.9152           |  | MHz    |
|  | Accuracy   | -3%  | ±0.5%            | 3%   |        |
| <b>DIGITAL INPUT/OUTPUT</b>                              |  |  |                  |  |        |
| High-level Output Voltage (V <sub>OH</sub> )             | I <sub>OH</sub> = 4mA                                    | 0.8·V <sub>DVDD</sub>                                  |                  |  | V      |
| Low-level Output Voltage (V <sub>OL</sub> )              | I <sub>OL</sub> = -4mA                                   |  |                  | 0.2·V <sub>DVDD</sub>                                  | V      |
| High-level Input Voltage (V <sub>IH</sub> )              |  | 0.7·V <sub>DVDD</sub>                                  |                  | V <sub>DVDD</sub>                                      | V      |
| Low-level Input Voltage (V <sub>IL</sub> )               |  | V <sub>DGND</sub>                                      |                  | 0.3·V <sub>DVDD</sub>                                  | V      |
| Input Hysteresis   |  |  | 0.5              |  | V      |


|                                   |             |                   |      |                   |                    |
|-----------------------------------|-------------|-------------------|------|-------------------|--------------------|
| Input Leakage                     |             |                   |      | $\pm 10$          | $\mu\text{A}$      |
| <b>POWER SUPPLY</b>               |             |                   |      |                   |                    |
| AVSS Voltage ( $V_{AVSS}$ )       |             | -2.625            |      | 0                 | V                  |
| AVDD Voltage ( $V_{AVDD}$ )       |             | $V_{AVSS} + 4.75$ |      | $V_{AVSS} + 5.25$ | V                  |
| DVDD Voltage ( $V_{DVDD}$ )       |             | 2.7               |      | 5.25              | V                  |
| AVDD, AVSS Current ( $I_{AVDD}$ ) | PGA Bypass  |                   | 2.5  | 3.0               | mA                 |
|                                   | PGA Enabled |                   | 3.6  | 4.5               | mA                 |
|                                   | Sleep Mode  |                   | 1    |                   | $\mu\text{A}$      |
| DVDD Current ( $I_{DVDD}$ )       | Active Mode |                   | 0.4  | 0.6               | mA                 |
|                                   | Sleep Mode  |                   | 40   |                   | $\mu\text{A}$      |
| Total Power Dissipation           | PGA Bypass  |                   | 14   |                   | mW                 |
|                                   | PGA Enabled |                   | 20   |                   | mW                 |
|                                   | Sleep Mode  |                   | 0.15 |                   | mW                 |
| <b>TEMPERATURE RANGE</b>          |             |                   |      |                   |                    |
| Specified temperature range       |             | -40               |      | 125               | $^{\circ}\text{C}$ |
| Operating temperature range       |             | -50               |      | 125               | $^{\circ}\text{C}$ |
| Storage temperature range         |             | -60               |      | 150               | $^{\circ}\text{C}$ |

(1) Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

(2) Power supply rejection is specified DC change in voltage.

## Timing Requirements: Serial Interface

Over the operating ambient temperature range and DVDD = 2.7V to 5.25V, unless otherwise noted.



**Figure 1. Serial Interface Timing Requirements**

| SYMBOL          | DESCRIPTION   | MIN | MAX             | UNIT |
|-----------------|---|-----|-----------------|------|
| t <sub>1</sub>  | CSn falling edge to valid DOUT/DRDYn: propagation delay <sup>(1)</sup>  |     | 20              | ns   |
| t <sub>2</sub>  | SCLK falling edge to valid DOUT/DRDYn: propagation delay <sup>(1)</sup> |     | 20              | ns   |
| t <sub>3</sub>  | SCLK high pulse width   | 50  |                 | ns   |
| t <sub>4</sub>  | SCLK low pulse width  | 50  |                 | ns   |
|                 | SCLK period   | 100 | 10 <sup>6</sup> | ns   |
| t <sub>5</sub>  | CSn rising edge to DOUT high impedance: propagation delay               |     | 20              | ns   |
| t <sub>6</sub>  | Last SCLK falling edge to CSn rising edge: delay time                   | 20  |                 | ns   |
| t <sub>7</sub>  | CSn high pulse width  | 50  |                 | ns   |
| t <sub>8</sub>  | CSn falling edge to first SCLK rising edge: setup time <sup>(2)</sup>   | 50  |                 | ns   |
| t <sub>9</sub>  | Valid DIN to SCLK rising edge: setup time                               | 20  |                 | ns   |
| t <sub>10</sub> | Valid DIN to SCLK rising edge: hold time                                | 20  |                 | ns   |

(1) DOUT load = 20pF || 100k  $\Omega$  to DGND.

(2) CSn can be tied low.

## NOISE PERFORMANCE

The noise performance of the ADC is affected by PGA gain, data rate, and digital filter setting. The following tables show the rms noise and peak-to-peak noise for SINC3 and SINC1 filters. The effective number of bits (ENOB) and noise-free bits are also listed according to Equation (1) and Equation (2):

$$\text{ENOB} = \log_2(2 \times V_{\text{REF}} / \text{Gain} / V_{\text{RMS}}) \quad (1)$$

$$\text{Noise Free Bits} = \log_2(2 \times V_{\text{REF}} / \text{Gain} / V_{\text{p-p}}) \quad (2)$$

The noise data listed in the table are typical and are generated from continuous ADC readings with differential input voltage of 0 V.

**Table 1. ADC Noise in  $\mu\text{VRMS}$  ( $\mu\text{VPP}$ ) at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{AVDD}} = 5 \text{ V}$ ,  $V_{\text{AVSS}} = 0 \text{ V}$ ,  $V_{\text{REF}} = 2.5 \text{ V}$ , SINC3 Filter**

| Data Rate<br>(SPS) | PGA GAIN     |              |              |              |              |              |              |
|--------------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
|                    | 1            | 2            | 4            | 8            | 16           | 32           | 64           |
| 1.875              | 0.298(0.504) | 0.149(0.238) | 0.075(0.123) | 0.037(0.094) | 0.019(0.065) | 0.009(0.060) | 0.008(0.050) |
| 3.75               | 0.298(0.713) | 0.149(0.336) | 0.075(0.175) | 0.037(0.133) | 0.019(0.092) | 0.013(0.085) | 0.011(0.070) |
| 7.5                | 0.298(1.01)  | 0.149(0.476) | 0.075(0.247) | 0.037(0.188) | 0.020(0.130) | 0.018(0.120) | 0.016(0.099) |
| 15                 | 0.298(1.43)  | 0.149(0.673) | 0.075(0.349) | 0.039(0.266) | 0.029(0.183) | 0.026(0.170) | 0.023(0.140) |
| 30                 | 0.298(2.02)  | 0.149(0.952) | 0.084(0.494) | 0.056(0.377) | 0.041(0.259) | 0.036(0.240) | 0.032(0.198) |
| 60                 | 0.389(2.85)  | 0.211(1.35)  | 0.119(0.698) | 0.079(0.533) | 0.057(0.366) | 0.051(0.340) | 0.045(0.280) |
| 120                | 0.551(4.03)  | 0.298(1.90)  | 0.168(0.988) | 0.112(0.753) | 0.081(0.518) | 0.073(0.480) | 0.064(0.396) |
| 240                | 0.779(5.70)  | 0.422(2.69)  | 0.237(1.40)  | 0.158(1.07)  | 0.115(0.733) | 0.103(0.679) | 0.091(0.561) |
| 480                | 1.10(8.07)   | 0.596(3.81)  | 0.336(1.98)  | 0.223(1.51)  | 0.162(1.04)  | 0.145(0.961) | 0.128(0.793) |
| 960                | 1.56(11.4)   | 0.843(5.38)  | 0.475(2.79)  | 0.315(2.13)  | 0.229(1.47)  | 0.205(1.36)  | 0.182(1.12)  |
| 1920               | 2.29(15.0)   | 1.16(7.85)   | 0.676(4.62)  | 0.441(2.92)  | 0.320(2.02)  | 0.283(2.03)  | 0.255(1.55)  |
| 3840               | 3.17(23.3)   | 1.74(12.3)   | 0.960(7.49)  | 0.614(4.67)  | 0.461(3.32)  | 0.379(2.90)  | 0.357(2.47)  |

**Table 2. ADC ENOB (Noise Free Bits) at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{AVDD}} = 5 \text{ V}$ ,  $V_{\text{AVSS}} = 0 \text{ V}$ ,  $V_{\text{REF}} = 5 \text{ V}$ , SINC3 Filter**

| Data Rate<br>(SPS) | PGA GAIN   |            |            |            |            |            |            |
|--------------------|------------|------------|------------|------------|------------|------------|------------|
|                    | 1          | 2          | 4          | 8          | 16         | 32         | 64         |
| 1.875              | 24.0(23.3) | 24.0(23.1) | 24.0(23.2) | 24.0(22.8) | 24.0(22.1) | 24.0(21.5) | 23.2(20.4) |
| 3.75               | 24.0(22.8) | 24.0(22.6) | 24.0(22.7) | 24.0(22.3) | 24.0(21.6) | 23.6(21.0) | 22.7(19.9) |
| 7.5                | 24.0(22.3) | 24.0(22.1) | 24.0(22.2) | 24.0(21.8) | 23.8(21.1) | 23.1(20.5) | 22.2(19.4) |
| 15                 | 24.0(21.8) | 24.0(21.6) | 24.0(21.7) | 23.9(21.3) | 23.3(20.6) | 22.6(20.0) | 21.7(18.9) |
| 30                 | 23.9(21.3) | 23.9(21.1) | 23.7(21.2) | 23.4(20.8) | 22.8(20.1) | 22.1(19.5) | 21.2(18.4) |
| 60                 | 23.4(20.8) | 23.4(20.6) | 23.2(20.7) | 22.9(20.3) | 22.3(19.6) | 21.6(19.0) | 20.7(17.9) |
| 120                | 22.9(20.3) | 22.9(20.1) | 22.7(20.2) | 22.4(19.8) | 21.8(19.1) | 21.1(18.5) | 20.2(17.4) |
| 240                | 22.4(19.8) | 22.4(19.6) | 22.2(19.7) | 21.9(19.3) | 21.3(18.6) | 20.6(18.0) | 19.7(16.9) |
| 480                | 21.9(19.3) | 21.9(19.1) | 21.7(19.2) | 21.4(18.8) | 20.8(18.1) | 20.1(17.5) | 19.2(16.4) |
| 960                | 21.4(18.8) | 21.4(18.6) | 21.2(18.7) | 20.9(18.3) | 20.3(17.6) | 19.6(17.0) | 18.7(15.9) |
| 1920               | 21.1(18.2) | 20.9(18.1) | 20.7(18.1) | 20.4(17.6) | 19.8(16.9) | 19.1(16.5) | 18.2(15.3) |
| 3840               | 20.5(17.7) | 20.5(17.6) | 20.3(17.5) | 20.0(17.1) | 19.4(16.5) | 18.7(15.8) | 17.7(14.9) |

**Table 3. ADC Noise in  $\mu$ VRMS ( $\mu$ VPP) at  $T_A = 25^\circ\text{C}$ ,  $V_{AVDD} = 5 \text{ V}$ ,  $V_{AVSS} = 0 \text{ V}$ ,  $V_{REF} = 2.5 \text{ V}$ , SINC1 Filter**

| Data Rate<br>(SPS) | PGA GAIN     |              |              |              |              |              |              |
|--------------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
|                    | 1            | 2            | 4            | 8            | 16           | 32           | 64           |
| 1.875              | 0.298(0.520) | 0.149(0.318) | 0.075(0.183) | 0.037(0.114) | 0.019(0.088) | 0.011(0.068) | 0.010(0.062) |
| 3.75               | 0.298(0.736) | 0.149(0.450) | 0.075(0.258) | 0.037(0.161) | 0.019(0.124) | 0.016(0.096) | 0.014(0.088) |
| 7.5                | 0.298(1.04)  | 0.149(0.637) | 0.075(0.365) | 0.037(0.228) | 0.027(0.176) | 0.022(0.136) | 0.020(0.125) |
| 15                 | 0.298(1.47)  | 0.149(0.900) | 0.081(0.517) | 0.051(0.323) | 0.038(0.249) | 0.032(0.192) | 0.029(0.176) |
| 30                 | 0.354(2.08)  | 0.196(1.27)  | 0.114(0.731) | 0.072(0.457) | 0.053(0.352) | 0.045(0.272) | 0.041(0.249) |
| 60                 | 0.501(2.94)  | 0.277(1.80)  | 0.161(1.03)  | 0.102(0.646) | 0.075(0.498) | 0.063(0.384) | 0.057(0.352) |
| 120                | 0.709(4.16)  | 0.392(2.55)  | 0.228(1.46)  | 0.144(0.913) | 0.106(0.704) | 0.089(0.543) | 0.081(0.498) |
| 240                | 1.00(5.88)   | 0.555(3.60)  | 0.323(2.07)  | 0.204(1.29)  | 0.150(0.996) | 0.126(0.768) | 0.115(0.705) |
| 480                | 1.42(8.32)   | 0.784(5.09)  | 0.456(2.92)  | 0.288(1.83)  | 0.213(1.41)  | 0.179(1.09)  | 0.163(0.996) |
| 960                | 2.00(11.8)   | 1.11(7.20)   | 0.645(4.13)  | 0.408(2.58)  | 0.301(1.99)  | 0.253(1.54)  | 0.230(1.41)  |
| 1920               | 2.83(19.1)   | 1.52(10.1)   | 0.865(5.98)  | 0.540(3.63)  | 0.402(3.03)  | 0.345(2.25)  | 0.317(2.20)  |
| 3840               | 3.64(25.5)   | 1.95(15.0)   | 1.12(7.88)   | 0.696(5.34)  | 0.527(3.61)  | 0.449(3.81)  | 0.397(3.00)  |

**Table 4. ADC ENOB (Noise Free Bits) at  $T_A = 25^\circ\text{C}$ ,  $V_{AVDD} = 5 \text{ V}$ ,  $V_{AVSS} = 0 \text{ V}$ ,  $V_{REF} = 5 \text{ V}$ , SINC1 Filter**

| Data Rate<br>(SPS) | PGA GAIN   |            |            |            |            |            |            |
|--------------------|------------|------------|------------|------------|------------|------------|------------|
|                    | 1          | 2          | 4          | 8          | 16         | 32         | 64         |
| 1.875              | 24.0(23.0) | 24.0(22.8) | 24.0(22.7) | 24.0(22.3) | 24.0(21.9) | 23.7(20.9) | 22.8(20.1) |
| 3.75               | 24.0(22.5) | 24.0(22.3) | 24.0(22.2) | 24.0(21.8) | 24.0(21.4) | 23.2(20.4) | 22.3(19.6) |
| 7.5                | 24.0(22.0) | 24.0(21.8) | 24.0(21.7) | 24.0(21.3) | 23.5(20.9) | 22.7(19.9) | 21.8(19.1) |
| 15                 | 24.0(21.5) | 24.0(21.3) | 23.8(21.2) | 23.5(20.8) | 23.0(20.4) | 22.2(19.4) | 21.3(18.6) |
| 30                 | 23.6(21.0) | 23.5(20.8) | 23.3(20.7) | 23.0(20.3) | 22.5(19.9) | 21.7(18.9) | 20.8(18.1) |
| 60                 | 23.1(20.5) | 23.0(20.3) | 22.8(20.2) | 22.5(19.8) | 22.0(19.4) | 21.2(18.4) | 20.3(17.6) |
| 120                | 22.6(20.0) | 22.5(19.8) | 22.3(19.7) | 22.0(19.3) | 21.5(18.9) | 20.7(17.9) | 19.8(17.1) |
| 240                | 22.1(19.5) | 22.0(19.3) | 21.8(19.2) | 21.5(18.8) | 21.0(18.4) | 20.2(17.4) | 19.3(16.6) |
| 480                | 21.6(19.0) | 21.5(18.8) | 21.3(18.7) | 21.0(18.3) | 20.5(17.9) | 19.7(16.9) | 18.8(16.1) |
| 960                | 21.1(18.5) | 21.0(18.3) | 20.8(18.2) | 20.5(17.8) | 20.0(17.4) | 19.2(16.4) | 18.3(15.6) |
| 1920               | 20.7(18.0) | 20.6(18.0) | 20.4(17.7) | 20.1(17.2) | 19.5(16.7) | 18.8(16.0) | 17.9(15.0) |
| 3840               | 20.3(17.5) | 20.2(17.4) | 20.1(17.2) | 19.7(17.0) | 19.2(16.4) | 18.4(15.5) | 17.5(14.9) |

## REGISTER MAPS

There are total thirteen 32-bit registers inside the device. These registers are used to configure and control the ADC to the desired mode of operation. These registers can be accessed through the SPI-compatible serial interface by using register read and write commands. At power-on or reset, the registers default to their initial settings, as shown in the *Reset Value* column of [Table 5](#).

**Table 5. Register map**

| ADDR.<br>RS[2:0] | NAME | RESET<br>VALUE | BIT 31 | BIT 30  | BIT 29   | BIT 28 | BIT 27 | BIT26      | BIT 25 | BIT 24 |  |  |
|------------------|------|----------------|--------|---------|----------|--------|--------|------------|--------|--------|--|--|
|                  |      |                | BIT 23 | BIT 22  | BIT 21   | BIT 20 | BIT 19 | BIT18      | BIT 17 | BIT 16 |  |  |
|                  |      |                | BIT 15 | BIT 14  | BIT 13   | BIT 12 | BIT 11 | BIT10      | BIT 9  | BIT 8  |  |  |
|                  |      |                | BIT 7  | BIT 6   | BIT 5    | BIT 4  | BIT 3  | BIT 2      | BIT 1  | BIT 0  |  |  |
| OFFSET[31:24]    |      |                |        |         |          |        |        |            |        |        |  |  |
| OFFSET[23:16]    |      |                |        |         |          |        |        |            |        |        |  |  |
| OFFSET[15:8]     |      |                |        |         |          |        |        |            |        |        |  |  |
| OFFSET[7:0]      |      |                |        |         |          |        |        |            |        |        |  |  |
| GAIN[23:16]      |      |                |        |         |          |        |        |            |        |        |  |  |
| GAIN[23:16]      |      |                |        |         |          |        |        |            |        |        |  |  |
| GAIN[15:8]       |      |                |        |         |          |        |        |            |        |        |  |  |
| GAIN[7:0]        |      |                |        |         |          |        |        |            |        |        |  |  |
| 3'b011           | CONF | 0x00000000     | PSS    | PDW     | RS       | RV     | SHORT  | A0_PSW     | VRS    | A1     |  |  |
|                  |      |                | A0     | OLS     | BUF      | OGS    | FRS    | FILTER     | TPS    | INTREF |  |  |
|                  |      |                | CHSUM  | LATENCY | CLK[1:0] |        | LOOPEN | DELAY[2:0] |        |        |  |  |
|                  |      |                | CH7    | CH6     | CH5      | CH4    | CH3    | CH2        | CH1    | CH0    |  |  |
| 3'b101           | CSR  | 0x00000000     | CS1]   | CS[0]   | PGA[2]   | PGA[1] | PGA[0] | DR[3]      | DR[2]  | DR[1]  |  |  |
|                  |      |                | DR[0]  | FORMAT  | OL1      | OL0    | DT     | BCS        | OG[1]  | OG[0]  |  |  |
|                  |      |                | CS[1]  | CS[0]   | PGA[2]   | PGA[1] | PGA[0] | DR[3]      | DR[2]  | DR[1]  |  |  |
|                  |      |                | DR[0]  | FORMAT  | OL1      | OL0    | DT     | BCS        | OG[1]  | OG[0]  |  |  |

## OFFSET Register

The device has four OFFSET registers #1, #2, #3, and #4. Each register can be accessed by setting CS[1:0] bits in the register read and write commands. User can choose which one to use by controlling CONF bit OGS and CSR register bits OG[1:0] or OL[1:0].

**Table 6. OFFSET Register (Address = 3'b001)**

| BIT 31     | BIT 30     | BIT 29     | BIT 28     | BIT 27     | BIT26      | BIT 25     | BIT 24     |
|------------|------------|------------|------------|------------|------------|------------|------------|
| BIT 23     | BIT 22     | BIT 21     | BIT 20     | BIT 19     | BIT18      | BIT 17     | BIT 16     |
| BIT 15     | BIT 14     | BIT 13     | BIT 12     | BIT 11     | BIT10      | BIT 9      | BIT 8      |
| BIT 7      | BIT 6      | BIT 5      | BIT 4      | BIT 3      | BIT 2      | BIT 1      | BIT 0      |
| OFFSET[31] | OFFSET[30] | OFFSET[29] | OFFSET[28] | OFFSET[27] | OFFSET[26] | OFFSET[25] | OFFSET[24] |
| OFFSET[23] | OFFSET[22] | OFFSET[21] | OFFSET[20] | OFFSET[19] | OFFSET[18] | OFFSET[17] | OFFSET[16] |
| OFFSET[15] | OFFSET[14] | OFFSET[13] | OFFSET[12] | OFFSET[11] | OFFSET[10] | OFFSET[9]  | OFFSET[8]  |
| OFFSET[7]  | OFFSET[6]  | OFFSET[5]  | OFFSET[4]  | OFFSET[3]  | OFFSET[2]  | OFFSET[1]  | OFFSET[0]  |

Power-On/Reset value = 0x00000000

| Bits | Bit Name     | Access | Reset      | Description  |
|------|--------------|--------|------------|--|
| 31:0 | OFFSET[31:0] | R/W    | 0x00000000 | <b>Offset Calibration Bits:</b> The 32-bit word is signed number in 2's complement format. See <a href="#">Calibration</a> section for more information. |

## GAIN Register

The device has four GAIN registers #1, #2, #3, and #4. Each register can be accessed by setting CS[1:0] bits in the register read and write commands. User can choose which one to use by controlling CONF bit OGS and CSR register bits OG[1:0] or OL[1:0].

**Table 7. GAIN Register (Address = 3'b010)**

|          |          |          |          |          |          |          |          |
|----------|----------|----------|----------|----------|----------|----------|----------|
| BIT 31   | BIT 30   | BIT 29   | BIT 28   | BIT 27   | BIT26    | BIT 25   | BIT 24   |
| BIT 23   | BIT 22   | BIT 21   | BIT 20   | BIT 19   | BIT18    | BIT 17   | BIT 16   |
| BIT 15   | BIT 14   | BIT 13   | BIT 12   | BIT 11   | BIT10    | BIT 9    | BIT 8    |
| BIT 7    | BIT 6    | BIT 5    | BIT 4    | BIT 3    | BIT 2    | BIT 1    | BIT 0    |
| GAIN[31] | GAIN[30] | GAIN[29] | GAIN[28] | GAIN[27] | GAIN[26] | GAIN[25] | GAIN[24] |
| GAIN[23] | GAIN[22] | GAIN[21] | GAIN[20] | GAIN[19] | GAIN[18] | GAIN[17] | GAIN[16] |
| GAIN[15] | GAIN[14] | GAIN[13] | GAIN[12] | GAIN[11] | GAIN[10] | GAIN[9]  | GAIN[8]  |
| GAIN[7]  | GAIN[6]  | GAIN[5]  | GAIN[4]  | GAIN[3]  | GAIN[2]  | GAIN[1]  | GAIN[0]  |

Power-On/Reset value = 0x01000000

| Bits | Bit Name   | Access | Reset      | Description   |
|------|------------|--------|------------|---|
| 31:0 | GAIN[31:0] | R/W    | 0x01000000 | <b>Gain Calibration Bits:</b> The 32-bit word is unsigned positive number in binary format. See <a href="#">Calibration</a> section for more information. |

## Configuration Register (CONF)

**Table 8. CONF Register (Address = 3'b011)**

|        |         |          |        |        |            |        |        |
|--------|---------|----------|--------|--------|------------|--------|--------|
| BIT 31 | BIT 30  | BIT 29   | BIT 28 | BIT 27 | BIT26      | BIT 25 | BIT 24 |
| BIT 23 | BIT 22  | BIT 21   | BIT 20 | BIT 19 | BIT18      | BIT 17 | BIT 16 |
| BIT 15 | BIT 14  | BIT 13   | BIT 12 | BIT 11 | BIT10      | BIT 9  | BIT 8  |
| BIT 7  | BIT 6   | BIT 5    | BIT 4  | BIT 3  | BIT 2      | BIT 1  | BIT 0  |
| PSS    | PDW     | RS       | RV     | SHORT  | A0_PSW     | VRS    | A1     |
| A0     | OLS     | BUF      | OGS    | FRS    | FILTER     | TPS    | INTREF |
| CHKSUM | LATENCY | CLK[1:0] |        | LOOPEN | DELAY[2:0] |        |        |
| CH7    | CH6     | CH5      | CH4    | CH3    | CH2        | CH1    | CH0    |

Power-On/Reset value = 0x00000000

| Bits | Bit Name | Access | Reset | Description   |
|------|----------|--------|-------|---|
| 31   | PSS      | R/W    | 1'b0  | <b>Power Save Select:</b><br>0: Standby Mode (default)<br>1: Sleep Mode   |
| 30   | PDW      | R/W    | 1'b0  | <b>Power Down Mode:</b><br>0: Normal Mode (default)<br>1: Power Down Mode   |
| 29   | RS       | R/W    | 1'b0  | <b>Reset System:</b><br>0: Normal Operation (default)<br>1: Activate a Reset cycle.   |
| 28   | RV       | R      | 1'bx  | <b>Reset Indicator:</b> Read only. Bit is cleared to logic zero after the CONF register is read.<br>0: Normal Operation (default)<br>1: System was reset. |
| 27   | SHORT    | R/W    | 1'b0  | <b>Input Short:</b><br>0: Normal Input (default)<br>1: Analog Inputs are disconnected from the pins and shorted   |

|    |        |     |      |  |
|----|--------|-----|------|--|
|    |        |     |      | internally to mid-supply ( $V_{AVDD}+V_{AVSS}/2$ ).  |
| 26 | A0_PSW | R/W | 1'b0 | <p><b>Bridge Power-down Switch Function:</b> When this bit is set to 1, the output latch bit A0 or OL0 is served as the switch control bit. The switch is closed to short pin A0 to DVSS with low on-resistor of typical 3 Ohms if the output latch bit is set to 1. The switch is open if the output latch bit is cleared. The switch remains active in standby mode and is forced to open in sleep mode.</p> <p>0: Disabled (default)<br/>1: Enabled</p> |
| 25 | VRS    | R/W | 1'b0 | <p><b>Voltage Reference Select:</b> The input full-scale range is <math>[-V_{REF}/(2xgain), V_{REF}/(2xgain)]</math> with VRS=0, and is <math>[-V_{REF}/gain, V_{REF}/gain]</math> with VRS=1.</p> <p>0: <math>2.5V &lt; V_{REF} &lt; (V_{AVDD}-V_{AVSS})</math> (default)<br/>1: <math>0.5V &lt; V_{REF} &lt; 2.5V</math></p>   |
| 24 | A1     | R/W | 1'b0 | <p><b>Output Latch Bit:</b> This bit sets the value of the A1 output pin if OLS bit is set to 1. During register read, this bit reflects the status of the A1 pin.</p> <p>0: AVSS (default)<br/>1: AVDD</p>  |
| 23 | A0     | R/W | 1'b0 | <p><b>Output Latch Bit:</b> This bit sets the value of the A0 output pin if OLS bit is set to 1. During register read, this bit reflects the status of the A0 pin.</p> <p>0: AVSS (default)<br/>1: AVDD</p>  |
| 22 | OLS    | R/W | 1'b0 | <p><b>Output Latch Select:</b> This bit decides which register bits are used as the source of output pin A1 and A0.</p> <p>0: CSR register bits OL1 and OL0 (default)<br/>1: CONF register bits A1 and A0</p>  |
| 21 | BUF    | R/W | 1'b0 | <p><b>Buffer Enable Bit:</b> When this bit is set, analog input is buffered. Otherwise the input buffer is bypassed for gain bits PGA[2:0]=3'b000.</p>   |
| 20 | OGS    | R/W | 1'b0 | <p><b>Offset and Gain Select:</b> This bit decides the source bits in CSR register used to control which OFFSET and GAIN registers are used.</p> <p>0: Bits CS[1:0] (default)<br/>1: Bits OG[1:0]</p>  |
| 19 | FRS    | R/W | 1'b0 | <p><b>Filter Rate Select:</b></p> <p>0: Default output data rates. (default)<br/>1: Scale the output data rate by a factor of 5/6.</p>   |
| 18 | FILTER | R/W | 1'b0 | <p><b>Digital Filter Configuration:</b> Configures the ADC digital filter</p> <p>0: SINC5/SINC3 filter (default)<br/>1: SINC5/SINC1 filter</p>   |
| 17 | TPS    | R/W | 1'b0 | <p><b>Temperature Sensor Enable Bit:</b> The voltage output is about 125.4mV at room temp and the rate of change over temperature is about 420uV/°C. PGA gain is internally forced to 1 with buffer on for temperature sensor measurement.</p> <p>0: Disabled (default)<br/>1: Enabled</p>   |
| 16 | INTREF | R/W | 1'b0 | <p><b>Internal Reference Enable Bit:</b></p> <p>0: REFP, REFN (default)<br/>1: 2.5V internal reference.</p>  |
| 15 | CHKSUM | R/W | 1'b0 | <p><b>ADC Data Checksum Enable Bit:</b></p> <p>0: Disabled (default)<br/>1: Enabled</p>  |

---

|       |            |     |        |  |
|-------|------------|-----|--------|--|
| 14    | LATENCY    | R/W | 1'b0   | <b>Zero Latency Bit:</b> When this bit is set, the ADC settles in one conversion cycle so that it functions as a zero latency ADC.   |
| 13:12 | CLK[1:0]   | R/W | 2'b00  | <b>Clock Select Bits:</b> This bits select the clock source for SYSCLK.<br>00: External crystal applied between OSC1 and OSC2. (default)<br>01: External clock applied to the OSC2 pin.<br>10: Internal 4.9152MHz clock with OSC2 tristated.<br>11: Internal 4.9152MHz clock with its output on OSC2 pin.  |
| 11    | LOOPEN     | R/W | 1'b0   | <b>Channel Sequence Enable Bit:</b> With this bit as default logic 0, CRSP[2:0] bits in command byte are used to select the single channel for ADC conversion. When this bit is set to logic 1, CONF[7:0] bits are used disregarding CRSP[2:0] in command byte to select the channels for ADC conversion. CONF[10:8] are used to provide additional delay before each channel conversion to ensure fully settled analog input signal during channel switching.                           |
| 10:8  | DELAY[2:0] | R/W | 3'b000 | <b>Conversion Delay:</b> Only effective if LOOPEN bit is set to logic 1. Provides additional delay from conversion start to the beginning of the actual conversion for each channel enabled in bits CH0-CH7.<br>000: 0 $\mu$ s (default)<br>001: 32.6 $\mu$ s<br>010: 260 $\mu$ s<br>011: 521 $\mu$ s<br>100: 1.042ms<br>101: 4.167ms<br>110: 16.675ms<br>111: 66.667ms  |
| 7:0   | CH7 to CH0 | R/W | 0x00   | <b>Channel Select Bits:</b> Only effective if LOOPEN bit is set to logic 1. This bits select which channels are enabled for ADC conversion. When more than one channel are enabled, ADC automatically sequences them and place the data into data buffer with corresponding channel information appended. CH0 is selected if this bits are all logic 0. For calibrations, only one channel can be selected and the lowest bit channel is selected if more than one channels are enabled. |

**Table 9. Channel Selection Bits with LOOPEN=1**

| Channel | Channel Setup Information | Channel Indicator Bits CL[2:0] in Output Data |
|---------|---------------------------|---|
| CH0=1   | CSR0[31:16]               | 000   |
| CH1=1   | CSR0[15:0]                | 001   |
| CH2=1   | CSR1[31:16]               | 010   |
| CH3=1   | CSR1[15:0]                | 011   |
| CH4=1   | CSR2[31:16]               | 100   |
| CH5=1   | CSR2[15:0]                | 101   |
| CH6=1   | CSR3[31:16]               | 110   |
| CH7=1   | CSR3[15:0]                | 110   |

**Table 10. Channel Selection Bits with LOOPEN=0**

| CRSP[2:0] | Channel Setup Information | Channel Indicator Bits CL[1:0] in Output Data |
|-----------|---------------------------|---|
| 000       | CSR0[31:16]               | CSR0[31:30]                                   |
| 001       | CSR0[15:0]                | CSR0[15:14]                                   |
| 010       | CSR1[31:16]               | CSR1[31:30]                                   |

|     |             |             |
|-----|-------------|-------------|
| 011 | CSR1[15:0]  | CSR1[15:14] |
| 100 | CSR2[31:16] | CSR2[31:30] |
| 101 | CSR2[15:0]  | CSR2[15:14] |
| 110 | CSR3[31:16] | CSR3[31:30] |
| 110 | CSR3[15:0]  | CSR3[15:14] |

### Channel-Setup Register (CSR)

The device has four CSR registers: CRS0/CRS1/CRS2/CRS3. Each register can be accessed by setting CS[1:0] bits in the register read and write commands. Each CSR contains two 16-bit setups with bits [31:16] as setup #1/#3/#5/#7 and bits [15:0] as setup #2/#4/#6/#8. User can select which setup to use by controlling CSRP[2:0] bits in the command if LOOPEN bit is logic 0 or CH0-CH7 bits in CONF register if LOOPEN bit is logic 1 when performing conversion or calibration.

**Table 11. CSR Register (Address = 3'b101)**

| BIT 31 | BIT 30 | BIT 29 | BIT 28 | BIT 27 | BIT26 | BIT 25 | BIT 24 |
|--------|--------|--------|--------|--------|-------|--------|--------|
| BIT 23 | BIT 22 | BIT 21 | BIT 20 | BIT 19 | BIT18 | BIT 17 | BIT 16 |
| BIT 15 | BIT 14 | BIT 13 | BIT 12 | BIT 11 | BIT10 | BIT 9  | BIT 8  |
| BIT 7  | BIT 6  | BIT 5  | BIT 4  | BIT 3  | BIT 2 | BIT 1  | BIT 0  |
| CS[1]  | CS[0]  | PGA[2] | PGA[1] | PGA[0] | DR[3] | DR[2]  | DR[1]  |
| DR[0]  | FORMAT | OL1    | OL0    | DT     | BCS   | OG[1]  | OG[0]  |
| CS[1]  | CS[0]  | PGA[2] | PGA[1] | PGA[0] | DR[3] | DR[2]  | DR[1]  |
| DR[0]  | FORMAT | OL1    | OL0    | DT     | BCS   | OG[1]  | OG[0]  |

Power-On/Reset value = 0x00000000

| Bits                 | Bit Name | Access | Reset   | Description  |
|----------------------|----------|--------|---------|--|
| 31:30<br>or<br>15:14 | CS[1:0]  | R/W    | 2'b00   | <b>Channel Select Bits:</b><br>00: Select physical channel 1: AIN1+/AIN1- (default)<br>01: Select physical channel 2: AIN2+/AIN2-<br>10: Select physical channel 3: AIN3+/AIN3- (GX5534A only)<br>11: Select physical channel 4: AIN4+/AIN4- (GX5534A only)  |
| 29:27<br>or<br>13:11 | PGA[2:0] | R/W    | 3'b000  | <b>PGA Gain Configuration:</b> Selects the PGA gain. If PGA gain is set to other than 1, the BUF bit setting on CONF register is ignored with PGA always enabled.<br>000: Gain=1 (default)<br>001: Gain=2<br>010: Gain=4<br>011: Gain=8<br>100: Gain=16<br>101: Gain=32<br>110: Gain=64<br>111: Reserved |
| 26:23<br>or<br>10:7  | DR[3:0]  | R/W    | 4'b0000 | <b>Data Rate Configuration:</b> Selects the ADC data rate.<br>0000: 120SPS (default)<br>0001: 60SPS<br>0010: 30SPS<br>0011: 15SPS<br>0100: 7.5SPS<br>1000: 3840SPS<br>1001: 1920SPS<br>1010: 960SPS<br>1011: 480SPS<br>1100: 240SPS<br>1101: 3.75SPS   |

|                    |         |     |       |   |
|--------------------|---------|-----|-------|---|
|                    |         |     |       | 1110: 1.875SPS  |
| 22<br>or<br>6      | FORMAT  | R/W | 1'b0  | <b>Data Format Bit:</b> This bit sets the ADC data format.<br>0: Bipolar mode (default)<br>1: Unipolar mode   |
| 21<br>or<br>5      | OL1     | R/W | 1'b0  | <b>Output Latch Bit:</b> This bit sets the value of the A1 output pin if OLS bit is set to 0. During register read, this bit reflects the status of the A1 pin.<br>0: AVSS (default)<br>1: AVDD   |
| 20<br>or<br>4      | OL0     | R/W | 1'b0  | <b>Output Latch Bit:</b> This bit sets the value of the A0 output pin if OLS bit is set to 0. During register read, this bit reflects the status of the A0 pin.<br>0: AVSS (default)<br>1: AVDD   |
| 19<br>or<br>3      | DT      | R/W | 1'b0  | <b>Delay Time Bit:</b> When set, the converter will wait for a delay time before starting a conversion. The delay time is 1280 SYSCLK cycles when FRS=0. And 1536 SYSCLK cycles when FRS=1. DT bit is only effective if LOOPEN bit in CONF Register is logic 0, otherwise DELAY[2:0] bits in CONF Register are used to control the delay time.<br>0: No delay (default)<br>1: Delay time added  |
| 18<br>or<br>2      | BCS     | R/W | 1'b0  | <b>Burnout Current Sources:</b> 1uA of current source is added to the input channel if enabled.<br>0: Disabled (default)<br>1: Enabled  |
| 17:16<br>or<br>1:0 | OG[1:0] | R/W | 2'b00 | <b>Offset/Gain Register Pointer Bits:</b> These bits are effective and used to select the offset and gain register to use while performing a conversion or calibration while OGS bit in CONF register is logic 1. Otherwise CS[1:0] bits are used if OGS bit in CONF register is logic 0.<br>00: Use offset and gain register #1 (default)<br>01: Use offset and gain register #2<br>10: Use offset and gain register #3<br>11: Use offset and gain register #4 |

## REVISION HISTORY

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

| DATE         | REVISION | CHANGE           |
|--------------|----------|------------------|
| May 20, 2022 |          | Initial release. |

## DISCLAIMER

GXSC reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time.

All trademarks and registered trademarks are the property of their respective owners.



Contact Us:

NAME: JESSE

EMAIL:service\_jesseli@gxschip.com



WECHAT: f40044269

FACEBOOK:GXSC



VK:@id836505054

## PACKAGE OUTLINE DIMENSIONS

TSSOP-20



- A. Compliant to JEDEC STARDARDS MO-153-AD.
- B. All linear dimensions are in millimeters.
- C. This drawing is subject to change without notice.

**TSSOP-24**


- A. Compliant to JEDEC STARDARDS MO-153-AD.
- B. All linear dimensions are in millimeters.
- C. This drawing is subject to change without notice.